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Abstract
In a superscalar processor, instructions of various types flow through an exe-
cution pipeline, traversing hardware resources which are mostly shared among
many different instruction types. A notable exception to shared pipeline re-
sources is the collection of functional units, the hardware that performs specific
computations. In a trade-off of cost versus performance, a pipeline designer
must decide how many of each type of functional unit to place in a processor’s
pipeline. In this paper, we model a superscalar processor’s issue queue and func-
tional units as a novel queuing network. We treat the issue queue as a finite-sized
waiting area and the functional units as servers. In addition to common queuing
problems, customers of the network share the queue but wait for specific servers
to become ready (e.g., addition instructions wait for adders). Furthermore, the
customers in this queue are not necessary ready for service, since instructions
may be waiting for operands. In this paper we model a novel queuing network
that provides a solution to the expected queue length of each type of instruc-
tion. This network and its solution can also be generalized to other problems,
notably other resource-allocation issues that arise in superscalar pipelines.
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1. Introduction
In a superscalar processor, instructions of various types flow in parallel
through a pipeline of several stages, such as the simple pipeline shown in Fig-
ure 1. Instructions start in memory, from where they are fetched, and traverse
the pipeline until their operations are completed and their results finalized. In-
structions come in various types, such as integer addition, integer multiplication,
floating-point addition, load, store, etc. In most stages of the pipeline, all types
of instructions share a common space and do not travel along a type-specific
data path.
However, as observable in Figure 1, there is one portion of the pipeline in
which each specific type of instruction must travel a type-specific path into their
respective functional units (FU), where the operation (addition, multiplication,
etc.) is completed. At this stage of the pipeline, an issue queue (IQ) acts as a
buffer and holds instructions until they can be issued to an FU. To be ready for
issuing, an instruction must meet the following criteria:
1. each of this instruction’s operands is ready;
2. there is an available FU of this instruction’s type.
If either of these criteria is not met in a particular clock cycle, the instruction
shall remain in the IQ indefinitely. Given that modern CPUs exploit instruction-
level parallelism, there are typically several of each type of FU to serve multiple
instructions of a single type at a time. Clearly, in a system with bandwidth B
between the IQ and the FUs, it would be optimal to have the number of each
type of FU equal to B to fulfill its potential. In such a configuration, criteria
(2) is always satisfied and we should intuitively expect higher throughput than
a configuration with any fewer FUs. However, FUs are expensive in many
dimensions, including economic cost, chip space, and idle power consumption.
So by configuring a system to have ample FUs of each type, we optimize system
performance with respect to this parameter but accept a serious tradeoff in cost.
On the other hand, using just one FU for each instruction type to minimize costs
instead may easily waste some instruction-level parallelism.
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Figure 1: A typical 6-stage RISC instruction pipeline. Pipeline stages are numbered and
shown with solid lines; data paths are dashed.
To overcome this problem, an FU configuration must be chosen to ex-
ploit instruction-level parallelism available while maintaining a reasonable cost.
Choosing the best combination of FUs is inherently difficult due to the size of
the respective state space. To analyze a possible FU configuration for a partic-
ular system, extensive simulation runs have to be performed to determine the
performance implications of the chosen configuration. In this paper, we take
a novel approach to analyzing an FU configuration by deriving a mathemati-
cal model to predict the expected number of instructions of each type that are
queued in the pipeline stage immediately preceding the FUs.
Note that, in order to maximize program execution throughput, each type of
instruction should maintain a similar flow through the IQ-FU stage. Instead, if
one type of instruction is consumed by its FUs slower than others, disregarding
the effect of data dependency among instructions, it most likely results from the
insufficient number of FUs for this type of instruction. Consequently, more in-
structions of this type will tend to overwhelm and clog the IQ, and subsequently
slow down the processing of other instructions as well due to data dependency
among them. That is, the best FU configuration is the one that minimizes the
total cost of the FU configuration and the queue length of each instruction type.
The goal of this paper is to model the IQ-FU stage as a novel queuing
network and determine, given an FU configuration, derive the expected queue
length of each instruction type. Under the general hypothesis of queuing theory,
3
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(b) Abstracted IQ
Figure 2: Abstraction of an IQ, from the standard representation to a logical rearrangement
of slots and bandwidth
the number of instructions of a given type sitting in IQ can be determined if
the following parameters are given:
• the number of FUs for this type (and its execution/input latency),
• the prevalence of this type of instructions (i.e. its occurrence frequency),
and
• how likely an instruction of this type in IQ is operand-ready to be issued.
Clearly the first parameter is readily available, given as an input parameter
for the network. Each of the other two instead is real-time program execution
dependent, acquisition of which can be either empirically derived or inferred
based on system configuration.
As an illustrating example, a system of two instruction types is first consid-
ered, addition and multiplication instruction types. Such an IQ may at any time
have any combination of addition and multiplication instructions in it awaiting
issue. Of course, the total number of instructions inside the IQ cannot exceed
the IQ’s capacity, which we shall denote as N . One example situation of the
aforementioned IQ is shown in Figure 2a.
This illustrates a situation in which there are four addition and two mul-
tiplication instructions awaiting issue in the IQ. Instructions arrive along the
incoming bus, which has bandwidth Bin, and are issued out of the IQ along the
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(b) Generalization of an IQ
Figure 3: Fully generalizing an IQ into a framework suitable for a queuing model
outgoing bus, which has bandwidth Bout. Note that we can abstract this IQ
into a logically-equivalent model as shown in Figure 2b.
Here, we logically group similar instructions and depict the bandwidth as
being split among the instruction types. If we apply to Figure 2b the constraints
that Addin+Multiplyin ≤ Bin and Addout+Multiplyout ≤ Bout in any particular
clock cycle, we derive an equivalent model as in Figure 2a.
Abstracting the model even further, we may derive a queuing network as
shown in Figure 3a. Here, we have a queuing network with dynamically-sized
queues with the restriction that their total size is less than N (the physical
IQ size) and that the bandwidth does not exceed that of the physical IQ. In
keeping with queuing-theory convention, we label the distributions of incoming
instructions as λt and FUs (service units) as µt for each unique instruction type
t.
Finally, we can generalize the IQ into the queuing network shown in Fig-
ure 3b. This generalization depicts a queuing network for an IQ in a system that
supports T unique instruction types, hence we have T unique queuing lanes. To
keep the model consistent, we must apply to Figure 3b the constraints that each
logical queue can be up to length N , but also that the sum of all queues cannot
exceed N .
Given that we are able to model an IQ as a queuing network, we can model
its transitions as a Markov chain. A Markov chain describes a sequence of events
in which the probability of the next state is determined solely by the current
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state. In the case of an IQ, we may consider a Markov chain whose state is the
combination of instructions currently in the IQ. For example, we might say that
the IQ shown in Figures 2a and 2b is a Markov chain in state 〈4, 2〉 since there
are four addition and two multiplication instructions in the IQ.
A compact way to represent a Markov Chain is with a transition matrix |P |
with dimension |S| × |S| where S is the Markov Chain’s state space, and each
entry Pi,j represents the transition probability of the Markov Chain from state
i to state j in one time step. E.g., for a Markov chain with |S| = 3, we may
have
P =


0.25 0.75 0.00
0.30 0.60 0.10
0.00 0.80 0.20

 (1)
In addition to being concise, we can extract from a transition matrix impor-
tant properties of the underlying Markov chain. Of interest to us in this paper
is the steady-state distribution, which, for some transition matrix P , is a row
vector pi which exhibits the property
piP = pi (2)
and, more importantly, each element πi holds the steady-state probability of
state i, i.e., the percentage of time that the Markov chain will be in state i as
it transitions indefinitely. From 2, it is clear that pi is obtained by finding the
eigenvector of matrix P whose eigenvalue is equal to 1.0. Finding the steady-
state distribution for P from Equation 1 leads to
pi = [0.262 0.656 0.082] (3)
According to this distribution, this Markov chain will spend 26.2% of its time in
state 1, 65.6% of its time in state 2, and 8.2% of its time in state 3. Intuitively,
we may examine P and see that it appears this Markov chain is usually in state
2, sometimes in state 1, and rarely in state 3, which is in agreement with pi. If
the Markov chain as in Figure 1 is used to represent the number of instructions
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waiting in a queue for a single-instruction-type system, then the steady state
result in Equation 3 leads to another measurement of significance, the expected
queue length L, which is
L =
∑
i
i · πi = 0.82
Given that we may derive a transition matrix P for an IQ modelled as
a queuing network and then extract the steady-state distribution pi, we then
know how often the IQ will be in each state. Recall that a state of the IQ is a
combination of instructions of each type. Thus, extracting pi tells us how often
there will be, e.g., 4 addition and 2 multiplication instructions in the IQ, as in
Figure 2a. Given this distribution, we can examine how often the IQ will be
in an undesirable state, e.g., when it is inundated with instructions of a single
type and likely creating a bottleneck in the pipeline. Such a situation may
imply that the FU configuration is unbalanced. Additionally, if the steady-state
distribution reveals that the IQ is in a full state at a higher than desirable rate,
it would be clear that there are not enough FUs to service the instructions. In
this paper we develop the theory to model a CPU’s FU-IQ configuration as a
novel queuing network and extract the steady state distribution.
This paper is structured as follows. Section 2 discusses some work related
to this area, including FU configuration optimization and queuing networks.
Section 3 describes the general algorithm which will be used in this paper to
model an IQ as a Markov chain. Section 4 details the algorithm while considering
a processor which supports a single instruction type, and shows a small example
as we proceed through the section. Section 5 details the a processor which
supports an arbitrary number of instruction types, and thus the ultimate goal
of this paper. Section 6 shows an example of modeling a small IQ with the
queuing network and algorithms described in this paper. Section 7 compares
the algorithm and model to a simulation of a benchmark program to validate the
model. Section 8 uses the presented theory to develop an optimization problem
that shows how the proposed model can be applied.
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2. Related Work
As discussed in Section 1, one could solve the problem of deriving an appro-
priate FU configuration by simply having many of each type of FU. However,
the economic drawbacks of such a scheme typically outweigh the performance
gain. One such economic problem is the power consumption of excess FUs,
which must consume power even when not in use via static power dissipation.
This problem was approached by Rele et al. [1] who described dynamic tech-
niques to shut down FUs by up to 90% of the time with minimal performance
degradation.
Previous research has been done to empirically derive optimal FU configu-
rations via simulation [2]. Such approaches typically only examine the overall
throughput of the processor to determine how well a particular configuration
fits a processor, whereas our goal is to examine the pipeline effects of each
configuration.
Reconfigurable computing [3, 4, 5, 6, 7, 8, 9, 10, 11] aims to do away with pre-
configured FU pools. In such a scheme, an FPGA-like architecture is customized
to the application at hand, and can be altered whenever the instructions to be
executed change. For example, if a reconfigurable computing scheme was used
to run a program consisting of primarily integer instructions, the majority of
the FU-dedicated hardware can be configured to perform integer operations,
while only a small portion be configured for floating-point operation. However,
if this same architecture were used for a floating-point-intensive program, it
can be configured in the opposite manner. Reconfigurable computing has been
shown to have great increases in performance and efficiency. However, in such
a system, there may not be a priori information ready for reconfiguration in
real time and the process overhead of reconfiguration may easily outweigh the
gain in performance thus acquired. In addition, the extra hardware overhead
required for the system to be reconfigurable may easily diminish its intended
benefit in cost efficiency, and the system thus configured may not be at all as
efficient compared to an ordinary system.
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None of these approaches mentioned above attempts to derive the mathe-
matical abstraction of the FU configuration. Having a way to model the IQ
abstractly will allow the derivation of results which are not affected by the pa-
rameters or limitations of a simulator. Having a way to choose an optimal FU
configuration may be able to optimize cost compared to simpler approaches,
and may be able to optimize performance compared to approaches such as re-
configurable computing.
Related work in queuing theory describes the solution of many types of
queues [12]. Existing queues and their solutions include many network configu-
rations, including
1. Single-queue, single-server
2. Single-queue, multiple-servers
3. Multiple-queues, multiple-servers
and also can include various constraints such as finite or infinite queuing space,
or even no waiting area at all (if no server is ready, an arriving customer leaves
immediately). Impatient customers are also considered, which models customers
that leave a queue after a certain wait time. Networks of queues, such as a se-
quence of queues that a customer may traverse, are also common problems
and have many applications in computer networks including job scheduling and
thread I/O [13]. Typical parameters to current queuing networks include the
input process (arrival of customers), the service process (service time distri-
bution), and the number of servers [12]. The typical objectives of a queuing
network problem is to determine the wait times for customers and the expected
queue length.
However, no documented queuing network is applicable to our goal of model-
ing a superscalar processor’s IQ. Our network must model a single, finite waiting
area. Some unique attributes also apply to our network:
1. Customers in the waiting area wait for a specific type of server to be ready
2. Customers in the waiting area are not necessarily ready for service
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3. The arrival and service of customers occur during discrete, alternating
time periods
The first unique constraint considers that an operation of a certain type must
wait for a FU of that type to be ready. The second unique constraint models
the fact that instructions can be dispatched to the queue before their operands
are ready, rendering them unready for computation despite occupying a slot in
the finite waiting area. The third considers that a superscalar processor has
discrete pipeline stages: the IQ is partially emptied as instructions are sent to
the FUs, then afterwards the IQ is replenished with new instructions. This is
in contrast to typical queues, where service events are independent of arrival
events. These properties separate our work from existing queuing theory work.
3. Constructing the Model
In common queuing networks, a closed-form solution can usually be derived
to describe the metrics of the network [12], including estimated wait time, es-
timated queue length, etc. However, a queuing network such as in Figure 3b
has no known derivation. We aim to develop a model that takes as input two
variables:
1. The distribution of incoming instruction rates, λ
2. The probability of readiness for each instruction types, ρ
where elements λt ∈ λ and ρt ∈ ρ are the incoming distribution and readiness
rate for instruction type t, respectively. The model is parameterized by the FU-
IQ configuration, and produces as output the steady state distribution. The
model is further composed of two sub-models: a consumption model and an
arrival model, with the queuing process modeling each of the CPU clock cycles
as a combination of two discrete steps: instructions in IQ consumed by the FUs
followed by new instructions arriving and dispatched into the IQ.
Our approach will follow three primary steps and then extract the target
result in a fourth step:
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1. Construct a transition matrix C to model the consumption of instructions
from the IQ to the FUs during the issue stage for each clock cycle
2. Construct a transition matrix A to model the arrival of new instructions
intro the IQ during the dispatch stage for each clock cycle
3. Show that the transition matrix on a per-clock-cycle basis is P = C × A,
or the matrix product of the arrival and consumption matrices
4. Extract from P the steady-state distribution pi, which tells us the average
queue length (IQ occupancy)
Moreover, we are interested in not just the overall IQ occupancy, but the
length of each subqueue (see Figure 3b). We set up the model such that each
state contains information about each type of instruction in the IQ, and therefore
reveals the length of each subqueue for every instruction type.
For the sake of simplicity, we start by considering an IQ in a system which
has just one instruction type and derive the transition matrix of the IQ. Building
on the model of the single instruction type, we then derive a model for a system
with an arbitrary number of instructions in the same manner. As it turns out,
constructing a model for an arbitrary number of instructions can be done simply
by using the joint probabilities that are derived for the model with just a single
instruction type.
4. Modelling a Single Instruction Type
We begin by considering a system which has only one type of instruction
and, therefore, one type of FU. To model this system as a Markov chain, we
first describe that state space. Since the state space of an IQ Markov chain
model is the set of all possible combinations of IQ occupancy, the state space
for a system with a single instruction type can be described as
S = {si|i ∈ Z ∩ [0, N ]} (4)
where N is the size of the IQ and si represents the state when the IQ has exactly
i instructions currently residing in it. That is, the state space consists of one
state for each possible number of instructions up to N , the size of the IQ.
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To complete the Markov chain model, the state space must be augmented
with transition probabilities between each pair of states. The transitions we are
interested in are the changes in the number of instructions in the IQ after each
clock cycle. In each clock cycle of the system, two events affect the number of
instructions in the IQ:
1. Issuing to the FUs
2. Dispatching to the IQ
For each of these two events, we derive one transition matrix. We first derive
a transition matrix C which represents the consumption of instructions out of
the IQ and into the FUs in any clock cycle. We then derive a transition matrix A
which represents the flow of instructions into the IQ in any clock cycle. We then
show that by multiplying these matrices together, we may derive the complete
transition matrix of the IQ; that is, P = C ×A.
4.1. Single-Type Consumption Model
In this section, we build the consumption matrix C to represent the con-
sumption of instructions from the IQ to the FUs. During the issue stage of the
pipeline, instructions are sent from the IQ to appropriate FUs. There are two
factors which limit the number of instructions issued:
1. The number of ready instructions in the IQ
2. The number of available FUs
Instructions may be dispatched into the IQ before their operands are ready,
but instructions may not be issued to FUs until all operands are ready. During
the time an instruction is dispatched with operands not ready, it cannot be
considered ready for issue but will continue to occupy an IQ entry until it
is. Therefore, in any state the number of instructions which are candidates for
issue is probabilistically distributed based on how many we expect to have ready
operands.
Consider transitioning from state si to state sj . First, if j > i we should
expect that the transition probability to be zero during the issue stage of the
12
pipeline since we cannot issue a negative number of instructions. Therefore, we
have
psi,sj = 0 if i− j < 0
where psi,sj denotes the corresponding transition probability.
Second, it is clear that we cannot issue more instructions that we have FUs
available since each FU can process at most one instruction at a time. Let F
denote the number of FUs available. Then we have
psi,sj = 0 if i− j > F
Third, we consider the case that i − j = F , or that every FU gets issued
an instruction. This is simply the case that at least F instructions in the IQ
have their operands ready. Let ρ represent the probability of an instruction
being ready for issue. Given that there are currently i instructions in the IQ,
the transition probability under this situation is the probability when at least
F are ready, which can be calculated as
psi,sj =
i∑
k=F
(
i
k
)
ρk(1− ρ)i−k if i− j = F
Fourth, and finally, we consider the case that 0 ≤ i − j < F , or that fewer
instructions were issued than there are FUs. This case reduces to the probability
that exactly i − j instructions in the IQ are ready for issue given that there
are i instructions in the IQ. Therefore we have the corresponding transition
probability as
psi,sj =
(
i
i− j
)
ρi−j(1 − ρ)j if 0 ≤ i− j < F
Note that for j = 0, i.e., when every instruction in the IQ was issued, this
equation reduces to
psi,sj =
(
i
i− j
)
ρi−j(1− ρ)j
=
(
i
i− 0
)
ρi−0(1− ρ)0
= ρi
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which represents the probability of every instruction in the IQ being ready for
issue.
To summarize the transition probabilities from state si to state sj during
issue, we have
psi,sj =


0 i− j < 0(
i
i−j
)
ρi−j(1− ρ)j 0 ≤ i− j < F
i∑
k=F
(
i
k
)
ρk(1− ρ)i−k i− j = F
0 i− j > F
(5)
We may then use the cases in Equation 5 to populate an issue-stage transition
matrix (consumption matrix) for the issue Markov model of an IQ.
We conclude this subsection with a small example. Suppose that we have
a system with an IQ of three entries and two FUs serving instruction of only
one instruction type which has its readiness probability ρ equal to 0.6. Again
with the state space S = {s0, s1, s2, s3}, the corresponding consumption matrix
of dimension |S| × |S| can be constructed and populated with Equation 5:
C =


1.000 0.000 0.000 0.000
0.600 0.400 0.000 0.000
0.360 0.480 0.160 0.000
0.000 0.648 0.288 0.064


(6)
in which Ci,j denotes the transitioning probability from i instructions to j in-
structions in IQ. Note that this matrix is necessarily lower-triangular, since we
are describing the probabilities of instructions being consumed and therefore we
must transition to a state no greater than the current one. Also interesting to
note is that in the lower-left triangle of this matrix we may also get zero-valued
entries. These entries represent states which cannot be transitioned to due to
insufficient functional units. For example, C3,0 = 0 because 3 − 0 > 2. That
is, since we have only 2 FUs, it is impossible to issue three instructions in one
clock cycle (and thus, it is impossible to transition from state s3 to state s0 in
one issue cycle).
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4.2. Single-Type Arrival Model
In this section, we derive the transition matrix A to represent the arrival of
new instructions into the IQ. During the dispatch stage of the pipeline, instruc-
tions are sent from the ROB into the IQ. The number of instructions which are
dispatched depends primarily on two factors: the number of instructions in the
ROB awaiting dispatch and the number of empty IQ entries. Suppose that the
number of instructions in the ROB in a random clock cycle (i.e., the arrival rate
of instructions) follows some probability mass function (pmf) a(x). Neglecting
the effect of limited bandwidth and given a(x), we may build an instruction
arrival model for any state of the IQ.
Consider a system in state si. For any state sj , we shall build a Markov
chain to model the probability of transitioning from state si to state sj during
the dispatch stage of the pipeline by partitioning the range of values that i and
j may take on. First, we have that the IQ cannot lose instructions during the
dispatch stage (at least 0 must arrive). Therefore we have
psi,sj = 0 if j < i
Second, consider the case that i ≤ j < N . This transition implies that j − i
instructions have entered the IQ, but that the IQ is not yet completely full.
Therefore, in this case, the probability of transitioning to state j is the case
that exactly j − i instructions are ready for dispatched. Since the arrival of
instructions is modeled by a(x), we have
psi,sj = a(j − i) if i ≤ j < N
Third, and finally, we have the case that j = N . In this case, transitioning
from state si to state sj implies that enough instructions have arrived to fill up
the IQ. Since this is the last case in a partition of the probability space, the
likelihood of this case is the complement of the total likelihood of the previous
cases. That is,
psi,sj = psi,sN = 1−
∑
sk∈S
k 6=N
a(k − i) (7)
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(a) Empty IQ (i = 0) (b) Occupied IQ (i = 17)
Figure 4: Example arrival distributions, starting from an empty IQ and a partially-occupied
IQ, with 32 IQ entries
where a(k − i) is defined by the previous cases.
To summarize the transition probabilities from state si to state sj during
dispatch, we have
psi,sj =


0 j < i
a(j − i) i ≤ j < N
1−
∑
sk∈S
k 6=N
a(k − i) j = N
(8)
Suppose that the instruction’s incoming rate into the IQ follows the Poisson
distribution with mean 1, i.e.,
a(k) =
1ke−1
k!
=
1
ek!
(9)
where a(k) is the probability of k instructions being ready for dispatch (arrival)
to the IQ in any clock cycle. An example of this equation when applied to
a queue of 32 entries is depicted in Figure 4a for i = 0 (when the queue is
initially empty). Another example in Figure 4b displays a case for i = 17 (when
the queue has initially 17 occupied slots). One can easily see the relationship
between the function in Figure 4a (denoted as a0(j)) and Figure 4b (denoted
as a17(j)), where the value of each point in the latter one is exactly shifted 17
positions to the right from the respective point in the former one; that is,
a17(j) = a0(j − 17) if j ≥ 17
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except for the last point which corresponds to the summation of all the rest;
that is,
a17(32) =
32∑
j=15
a0(j)
Or, in a generalized form,
ai(N) =
N∑
j=N−i
a0(j)
We may then use the cases in Equation 8 to populate a dispatch-stage tran-
sition matrix (arrival matrix) for the arrival Markov model of an IQ. A small
example is adopted here to illustrate how this matrix is established. Assume
an IQ with three entries and one instruction type, and the arrival rate func-
tion a(x) follows Equation 9. Next, we consider the state space of this model:
S = {〈0〉, 〈1〉, 〈2〉, 〈3〉}. The arrival matrix of a dimension |S| × |S| can then
be constructed with one row and column per state. Following Equation 8, we
derive the arrival matrix as
A =


0.368 0.368 0.184 0.080
0.000 0.368 0.368 0.264
0.000 0.000 0.368 0.632
0.000 0.000 0.000 1.000


(10)
in which Ai,j denotes the transition probability from i instructions to j instruc-
tions in IQ. From to the “shift nature” aforementioned, in the arrival matrix we
see that the arrival distribution in each row is exactly one entry shifted right
from the next row above, except for the last entry also including the last one
from the row above. That is
Ai,j = Ai−1,j−1 ∀i, j s.t. 1 ≤ i ≤ j ≤ N − 1 (11)
Ai,N = Ai−1,N−1 +Ai−1,N (12)
4.3. Single-Type Complete model
In Section 4.2 and 4.1, we partitioned the IQ’s behavior during each clock
cycle into two parts: a model C to represent the consumption of instructions
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from the IQ into the FUs and a model A to represent the arrival of new in-
structions to the IQ. We now model the change in the IQ between clock cycles
by combining these two models. That is, we use the arrival model and the
consumption model to exhaustively describe the behavior of the IQ in a single
Markov model. Consider an IQ in state si at the beginning of a clock cycle,
that is, there are currently i instructions currently in the IQ. During the next
clock cycle, the IQ undergoes two changes: the issue stage and, subsequently,
the dispatch stage. We can therefore denote the change that the IQ undergoes
in one complete clock cycle as
si
C
−→ post-issue stage
A
−→ post-dispatch stage (13)
where
C
−→ and
A
−→ represent the transitions of the issue (consumption of in-
structions) stage and dispatch (arrival of instructions) stage, respectively. Now
consider some arbitrary end state sj . To determine the probability of transi-
tioning from state si to state sj during one clock cycle, we must determine the
likelihood that, after the dispatch stage, the IQ is in state sj. Therefore, we can
rewrite Equation 13 as
si
C
−→ post-issue stage
A
−→ sj (14)
Furthermore, we note that the post-issue stage is an arbitrary state and denote
it as sm and write
si
C
−→ sm
A
−→ sj (15)
and we have that the probability of transitioning from state si to state sj in one
clock cycle is the probability of Equation 15 for all possibilities of the arbitrary
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sm. Since each value of sm ∈ S creates an independent event, we may say that
psi,sj =
∑
sm∈S
p
(
si
C
−→ sm
A
−→ sj
)
(16)
=
∑
sm∈S
p
((
si
C
−→ sm
)
∧
(
sm
A
−→ sj
))
(17)
=
∑
sm∈S
p
(
si
C
−→ sm
)
· p
(
sm
A
−→ sj
)
(18)
= (C ×A)i,j (19)
= Pi,j (20)
where C is the consumption matrix derived in Section 4.1 and A is the arrival
matrix derived in Section 4.2. Equation 17 is derived from Equation 16 by
observing that the sequence of transitioning can be separated by the discrete
nature of the pipeline. Then we infer Equation 18 by noting that the arrival stage
is independent of the consumption stage. Then we observe that by summing
over all intermediate states sm, we are computing the dot product of the i
th
row of the consumption matrix and jth column of the arrival matrix, which
corresponds to the value of Pi,j where P = C × A. Therefore, we can build
the complete, per-clock-cycle transition matrix for the IQ by taking the matrix
product of the issue and dispatch matrices.
Continuing with the example shown at the end of Subsections 4.2 and 4.1
with ρ = 0.6 and λ = Poi(1) = 1
ek! , we conclude this subsection with construc-
tion of the per-clock-cycle transition matrix P from the matrices derived in the
preceding subsections. Thus
P = C ×A =


0.368 0.368 0.184 0.080
0.221 0.368 0.258 0.154
0.132 0.309 0.302 0.257
0.000 0.238 0.344 0.417


(21)
Finally, extracting the steady-state distribution from |P | gives us
pi = [0.171 0.323 0.278 0.231] (22)
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which indicated that this three-entry IQ would be empty during 17.1% of clock
cycles and be full 23.1% of clock cycles, and the expected queue length is:
L =
∑
i
i · πi = 1.572
5. Modeling an Arbitrary Number of Instruction Types
In this section, we consider a system which has an arbitrarily-sized set of
unique instruction types {I1, I2, ...IT }, that is, a system with T different types
of instructions for some T ∈ N, where each It denotes a type of instruction.
A system such as this one resembles a realistic CPU where instructions come
in the form in integer addition, integer multiplication, floating-point addition,
etc., and each instruction type must be issued to a corresponding type of FU.
We take the simple probability models derived in Section 4 and show that by
using joint probabilities of each instruction type we may develop a model of FU
configuration for an arbitrary system.
5.1. State Space and State Labeling
In this subsection we describe the state space and assignment of a state to
an IQ which may contain any number of arbitrary instruction types. For a
system with T instruction types, we can describe the IQ during an arbitrary
clock cycle by the number of each type of instruction currently inside the IQ.
Let nt denote the number of instructions of type It currently residing in the
queue. We may then view this enumeration as a set of T -tuples 〈n1, n2, ..., nT 〉
and use this T -tuple as a state. Collecting all possible T -tuples, we have that
the state space of such a system is
S =
{
〈n1, n2, ..., nT 〉
∣∣∣∣nt ∈ N,∑
t
nt ≤ N
}
where T is the number of unique instruction types and N is the size of the IQ.
Lastly, we observe that, with a simple theory of permutation and combination,
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the number of states for a system with T instruction types and an IQ size of N
is
|S| =
(T +N)!
N !T !
which indicates that the state space of this problem is of a size of exponential
of T and N , a size simply too large for any attempt to perform exhaustive
simulations to cover them all.
5.2. Matrix representation
To create a model for a multi-instruction-type system, we again will use
transition matrices to describe the use of the IQ and its transitions during both
the arrival and consumption stages of the pipeline. In the previous case of a
single instruction type, we used matrices of size of |S|×|S|, where S is the state
space and |S| = N +1. Each state s was assigned its own row and column, and
the entry Pi,j was the probability of the transition si → sj . A similar approach
is adopted here for the multi-instruction-type case, with the only exception
being that states are N -tuples rather than integers. That is, for each model,
we will use a transition matrix of size |S| × |S|. Each state 〈n1, n2, ..., nT 〉 will
be mapped to an index and assigned one row and one column in the matrix.
Each element of the matrix P〈i1,i2,...,iT 〉,〈j1,j2,...,jT 〉 holds the probability of the
transition 〈i1, i2, ..., iT 〉 → 〈j1, j2, ..., jT 〉.
5.3. Multiple-Type Consumption model
In this section, we derive a model for the issue stage of the pipeline and
build a transition matrix C to describe the probabilities of IQ transition during
the issue stage. In Section 4.1, we derived Equation 5 to compute the likelihood
of transition of a single type of instruction in the IQ during the issue stage,
i.e., the expected number of instructions that will be issued in one clock cycle
based on the state of the IQ. We use this equation as a marginal probability
and show that the transition probability in a system with an arbitrary number
of instruction types is the joint probability of all instruction types as described
in Equation 5.
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Suppose we have an IQ in some state si = 〈i1, i2, ..., iT 〉 and consider some
arbitrary state sj = 〈j1, j2, ..., jT 〉. For the transition si
C
−→ sj to occur during
the issue stage, it must be the case that, for each instruction type t, we issued
exactly it − jt instructions. This case is exactly the joint probability of the
independent events governing the issue of each instruction type. Therefore,
disregarding bandwidth constraints, we have that
p
(
si
C
−→ sj
)
=
T∏
t=1
p
[t]
it,jt
(23)
where p
[t]
it,jt
is defined by Equation 5 for the single-instruction-type consump-
tion model for instruction type It. Note that each different instruction type
may come with a different readiness parameter ρ for its consumption model.
For example, for a three-instruction-type system with instruction types from
{I1, I2, I3}, the probability of transitioning from state 〈4, 5, 3〉 to state 〈3, 1, 2〉
is
p(〈4, 5, 3〉
C
−→ 〈3, 1, 2〉) = p
[1]
4,3 · p
[2]
5,1 · p
[3]
3,2
Represented is matrix form to derive the final consumption matrix C for this
three-instruction-type system, the entry at the row assigned for state 〈4, 5, 3〉
and the column assigned for state 〈3, 1, 2〉 can then be derived as
C〈4,5,3〉,〈3,1,2〉 = C
[1]
4,3 · C
[2]
5,1 · C
[3]
3,2
in which C
[t]
it,jt
represents the respective consumption matrix for instruction type
It. Thus
Csi,sj =
T∏
t=1
C
[t]
it,jt
(24)
5.4. Multiple-Type Arrival model
In this section, an arrival model and matrix A for the dispatch stage of the
multi-instruction-type pipeline is to be derived by using the joint probability of
the Equation 8 derived for the single-instruction-type system.
Similar to state space definition in the consumption model, for the transition
si
A
−→ sj to occur during the dispatch stage, there are two conditions to consider:
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1.
∑
t
jt < N
2.
∑
t
jt = N
where N is the size of the IQ. The former case represents when there is still
room in the IQ at the end of dispatch and the model is quite simple; the latter
is a more special case where the IQ becomes full during dispatch and the model
is more complicated, as we shall see.
5.4.1. Case 1:
∑
t
jt < N
In this case the IQ is not full at the end of the dispatch stage. This implies all
arriving instructions (or all yet-to-dispatch instructions in the ROB) were able
to be dispatched into the IQ, as evidenced by the leftover space after allocation.
Therefore, in this case, the probability of the transition si
A
−→ sj is simply the
joint probability that, for each instruction type t, exactly jt instructions were
ready for dispatch. In other words, we have that for
∑
t
jt < N
p
(
si
A
−→ sj
∣∣∣∣∑
t
jt < N
)
=
T∏
t=1
p
[t]
it,jt
(25)
where p
[t]
it,jt
is defined by Equation 8 for the arrival probability for the instruction
type It, which is due to that each different instruction type may come with a
different arrival distribution (λ) for its arrival model. Similar to the consumption
model derivation process which results in Equation 24, we have for all the entries
of this arrival matrix A that satisfy
∑
t
jt < N ,
Asi,sj =
T∏
t=1
A
[t]
it,jt
(26)
5.4.2. Case 2:
∑
t
jt = N
In this second case the IQ becomes full at the end of the dispatch stage. In
the single-type case, this transition is from state i to state N where N is the IQ
size. Therefore, this was the probably that at least N−i instructions were ready
to arrive. However, in the case of multiple instruction types, there are multiple
boundary states. For example, with a 3-entry IQ and 2 instruction types, we
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have instead a total of four boundary states 〈0, 3〉, 〈1, 2〉, 〈2, 1〉 and 〈3, 0〉. When
the IQ becomes full, we must partition the probability between these boundary
states.
Take the example of a transition from state 〈0, 0〉 to a boundary state 〈1, 2〉.
The probability of this transition are from all events in which at least three
instructions arrive, and that the combination of the first three instructions dis-
patched is one of type I1 and two of type I2.
We can compute the probability of at least three instructions arriving by
subtracting from 1 the probability that fewer than three instructions arrive
using previously-derived equations. To do so, we can simply iterate over the
states whose IQ occupancy is less than N (which is 3 in this case) and sum all
their probabilities. If we denote the probability of at least three instructions
arriving as p(3+) and have S∗ denote the set of all states that are not boundary
states, we have that
p(3+) = 1−
∑
sk∈S∗
p
(
〈0, 0〉
A
−→ sk
)
(27)
Note that each of the term p
(
〈0, 0〉
A
−→ sk
)
in Equation 27 can be easily obtained
by using the formula in Equation 25 since each state sk satisfy the condition of
case 1.
p(3+) thus derived includes all the probabilities reaching each of the four
boundary states. Another probability needs to be factored in to produce the
intended probability of reaching only state 〈1, 2〉. That is, one of the first three
incoming instructions have to be type I1, and the other two type I2. Since
order of the three does not matter, the total number of possible combination is
(1+2)!
1!2! = 3, each with a probability of
pI1 · p
2
I2
where pI1 and pI2 each denotes the probability that an arbitrary incoming in-
struction is type I1 and I2, respectively. Note that these values can be easily
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derived from the instruction-specific arrival distributions λ1 and λ2. Namely,
pI1 =
µ1
µ1 + µ2
, pI2 =
µ2
µ1 + µ2
where each µi represents the mean of the incoming distribution λi. This can
be generalized for a T -instruction-type system, that is, the probability that the
next incoming instruction being type It is
pIt =
µt∑T
k=1 µk
For this example, the transitioning probability from state 〈0, 0〉 to a bound-
ary state 〈1, 2〉 is then[
1−
∑
sx∈S∗
p
(
〈0, 0〉
A
−→ sx
)] (1 + 2)!
1!2!
p1I1p
2
I2
(28)
Note that the term (1+2)!1!2! in this equation is the total number of permutations,
which we also could denote more formally as the multinomial coefficient of a
set of cardinality 3 with element multiplicities of 2 and 1. When extended to a
general case, the total number of permutations becomes (
∑
nt)!/
∏
(nt!) where
nt represents the number of instructions that should come in during the current
arrival stage.
We may then generalize this equation from some starting state si = 〈i1, i2, ..., iT 〉
to some boundary state sj = 〈j1, j2, ..., jT 〉 as
p
(
si
A
−→ sj
∣∣∣∣∑
t
jt = N
)
=
[
1−
∑
sx∈S∗
p
(
si
A
−→ sx
)] (∑nt)!∏
(nt!)
[
T∏
t=1
pntIt
]
(29)
where nt = jt − it, that is, the number of instructions of type It that should be
dispatched, and S∗ is the set of all non-boundary states, i.e.,
S∗ = S \
{
〈n1, n2, ..., nT 〉
∣∣∣∣∑
i
ni = N
}
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5.5. Multiple-Type Complete Model
Once the consumption model and arrive model are both derived, the com-
plete model for multi-instruction-type case can be easily obtained following ex-
actly the same process presented in Section 4.3 for the single-type-instruction
case, namely, by multiplying the consumption and arrival matrices to produce
one transition matrix which completely describes the IQ’s behavior. That is,
P = C ×A.
6. Example
In this section, we walk through an example implementation of the proposed
algorithm using a simple, small system. Suppose that we have a system with a
three-entry IQ (N = 3) and two instruction types {I1, I2} (T = 2). Furthermore,
we may enumerate the state space as
S =
{
〈0, 0〉, 〈0, 1〉, 〈0, 2〉, 〈0, 3〉, 〈1, 0〉, 〈1, 1〉, 〈1, 2〉, 〈2, 0〉, 〈2, 1〉, 〈3, 0〉
}
where 〈n1, n2〉 represents the state during which the IQ holds n1 and n2 instruc-
tions of types I1 and I2, respectively.
As aforementioned, the proposed algorithm requires three inputs to produce
a model with the following assumptions:
• the incoming rates of each instruction type: λ1 = Poi(1.5), λ2 = Poi(1.0)
• the probability of instructions being ready for issue: ρ1 = 0.75 for I1 and
ρ2 = 0.8 for I2;
• the FU configuration: two FUs for I1 and one FU for I2.
To simplify the state labeling, and enable the mapping of states to matrix
entries, we define a bijective mapping from the states of the model to a subset
of integers as
M =
(
〈0,0〉 〈0,1〉 〈0,2〉 〈0,3〉 〈1,0〉 〈1,1〉 〈1,2〉 〈2,0〉 〈2,1〉 〈3,0〉
0 1 2 3 4 5 6 7 8 9
)
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C =


1.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
0.80 0.20 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
0.00 0.96 0.04 0.00 0.00 0.00 0.00 0.00 0.00 0.00
0.00 0.00 0.99 0.01 0.00 0.00 0.00 0.00 0.00 0.00
0.75 0.00 0.00 0.00 0.25 0.00 0.00 0.00 0.00 0.00
0.60 0.15 0.00 0.00 0.20 0.05 0.00 0.00 0.00 0.00
0.00 0.72 0.03 0.00 0.00 0.24 0.01 0.00 0.00 0.00
0.56 0.00 0.00 0.00 0.38 0.00 0.00 0.06 0.00 0.00
0.45 0.11 0.00 0.00 0.30 0.07 0.00 0.05 0.01 0.00
0.00 0.00 0.00 0.00 0.84 0.00 0.00 0.14 0.00 0.02


(a) Consumption
A =


0.08 0.08 0.04 0.03 0.12 0.12 0.13 0.09 0.20 0.10
0.00 0.08 0.08 0.11 0.00 0.12 0.34 0.00 0.26 0.00
0.00 0.00 0.08 0.37 0.00 0.00 0.55 0.00 0.00 0.00
0.00 0.00 0.00 1.00 0.00 0.00 0.00 0.00 0.00 0.00
0.00 0.00 0.00 0.00 0.08 0.08 0.11 0.12 0.34 0.26
0.00 0.00 0.00 0.00 0.00 0.08 0.37 0.00 0.55 0.00
0.00 0.00 0.00 0.00 0.00 0.00 1.00 0.00 0.00 0.00
0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.08 0.37 0.55
0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.00 0.00
0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.00


(b) Arrival
Figure 5: Join consumption and arrival matrices
For each of subsequently-generated consumption, arrival and the final transition
matrices, C, A, and P , it should be understood that each matrix is of size 10×10
with their row and column indices ranging from 0 to 9. Specifically, the entry
Pi,j represents the transition probability from state i to state j as mapped
under this enumeration. For example, the entry P3,6 will hold the transition
probability from state 〈0, 3〉 to state 〈1, 2〉.
The consumption matrix C is built by first finding, for each instruction type
It, the respective consumption matrix C
[t], and then following Equation 23 and
Equation 24 with a joint combination process. The joint consumption transition
matrix derived is shown in Figure 5a.
As aforementioned, construction of the arrival matrix A is divided to two
steps. For all the entries that belong to Case 1 in which the end state is not
one of boundary states, similar to the consumption model, it is derived by first
finding, for each instruction type It, the respective consumption matrix A
[t], and
then following Equation 25 and Equation 26 with a joint combination process.
For all the other entries (Case 2) that the end state is one of the boundary
states, Equations 29 is used. Also note that the number of instructions for any
instruction type cannot decrease, that is, the corresponding entry will be 0:
∃k(ik > jk)⇒ Asi,sj = 0
where si = 〈i1, i2, ..., iT 〉 and sj = 〈j1, j2, ..., jT 〉. The final arrival transition
matrix A is as shown in Figure 5b.
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Multiplying the consumption and arrival matrices results in the per-clock-
cycle model P as shown in Figure 6.
P = C ×A =


0.08 0.08 0.04 0.03 0.12 0.12 0.13 0.09 0.20 0.10
0.07 0.08 0.05 0.05 0.10 0.12 0.17 0.07 0.21 0.08
0.00 0.08 0.08 0.12 0.00 0.12 0.35 0.00 0.25 0.00
0.00 0.00 0.08 0.37 0.00 0.00 0.55 0.00 0.00 0.00
0.06 0.06 0.03 0.02 0.11 0.11 0.13 0.10 0.23 0.14
0.05 0.06 0.04 0.03 0.09 0.11 0.17 0.08 0.25 0.11
0.00 0.06 0.06 0.09 0.00 0.11 0.36 0.00 0.32 0.00
0.05 0.05 0.02 0.02 0.10 0.10 0.12 0.10 0.26 0.19
0.04 0.05 0.03 0.03 0.08 0.10 0.16 0.08 0.29 0.15
0.00 0.00 0.00 0.00 0.07 0.07 0.10 0.12 0.34 0.31


Figure 6: Complete per-clock-cycle transition matrix P for the example.
Finally, we extract the Left Perron vector pi from P to find that the steady-
state distribution, expressed as a percentage of clock cycles, is
pi = [ .026 .047 .040 .066 .058 .096 .228 .060 .267 .110 ]
which in turn represents the probability that one of the ten possible states
occurs. Re-inserting the state labels and displaying pi as a mapping, we get
pi =
(
〈0,0〉 〈0,1〉 〈0,2〉 〈0,3〉 〈1,0〉 〈1,1〉 〈1,2〉 〈2,0〉 〈2,1〉 〈3,0〉
.026 .047 .040 .066 .058 .096 .228 .060 .267 .110
)
If we neatly rearrange these probabilities into an organized state space we
obtain the result as shown in Figure 7. On the horizontal axis is the number of
instructions of type I1, and on the depth axis is the number of instructions of
type I2. Vertically, we show the estimated percentage of time the IQ will spend
in each state.
From the results of the Left Perron vector, we see that the IQ is full during
approximately 67% of clock cycles, when n1+n2 = 3 for all states 〈n1, n2〉. One
conclusion we can make is that adding more FUs to the system would alleviate
the bottleneck in the IQ since it is full relatively often. In addition, the IQ usage
is slightly dominated by instructions of type I1, which is because the arrival rate
of type I1 (µ1 = 1.5) is higher than one of type I2 (µ2 = 1), coupled with the
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Figure 7: Graphical Representation of The Results
fact that the readiness parameter for type I1 (ρ = 0.75) is lower than type I2
(ρ = 0.8). Furthermore, we may derive the average IQ usage of each instruction
type by summing over the steady state. For some instruction type It, we have
that Lt, the average number of instructions of type t in the IQ, can be derived
as
Lt =
∑
s∈S
ntpi[s] (30)
where nt is the number of instruction of type It in state s. That is, we sum the
tth index of each state s multiplied by the probability of being in state s. We
have then
L1 = 1.366, L2 = 1.144
The overall queue length can be derived using
L =
∑
s∈S
(
T∑
t=1
nt
)
pi[s] (31)
or simply
L =
T∑
t=1
Lt
which leads to L = 2.51, a relatively tight IQ utilization.
The most important analysis is to determine if the employment of various
functional units leads to the best throughput. Adding more FUs for sure will
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increase throughput, but it remains to be determined that which type of FU
should be invested in order to obtain the most increase in throughput. Note
that for all instructions of various types to flow through IQ in a “congruent”
manner, that is, no instructions of any type is more “stagnant” than the others,
which would subsequently cause instructions of other types to slow down as well
due to data dependency among instructions across types. Such a congruency
can be measured by how closely matched the ratios of arrival rate and expected
queue length among all instruction types are. Let this “flow ratio” be denoted
as Rt for instruction type It, and
Rt =
µt
Lt
where µt is the mean of the incoming distribution for type t. The higher Rt is,
the better the instructions of type It are flowing through the IQ. Thus we have
R1 = 1.098, R2 = 0.874
which shows that the FUs for type I2 are more utilized than those for type I1.
This may call for an increase of the FU number for I2 to see if the balance
between R1 and R2 can be further improved. Or strictly theoretically speaking,
the number of functional units for type I2 should be increased by a factor of
1.256 (i.e., R1/R2) in order to match the flow ratio between the two types of
instructions.
7. Model Validation
In this section we apply the proposed technique and validate its accuracy.
That is, we intend to experiment with how well the proposed model predicts
the IQ usage under a given configuration. We will experiment using the Sim-
pleScalar [14] simulator with the SPEC CPU 2006 benchmark suite [15]. The
benchmarks are compiled with the Alpha instruction set architecture. The sim-
ulator configuration used in shown in Table 1.
Generally, queuing theory solutions are parameterized and leave it to the
application to infer the parameters to use the model. Since the proposed model
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Table 1: Parameters for the Simulation Environment Used in the Experiments
Parameter Value
Decode/Issue/Commit Width 8/8/8
LSQ/ROB/IQ/RF/WB Size 48/128/16/256/16
Mem. Ports/IALU/FP Mult./FP ALU 2/4/1/1
Figure 8: Modeled Predicted Queue Lengths vs. Actual Average Queue Lengths for Various
SPEC CPU 2006 Floating-point Benchmarks
is a queuing theory model and therefore requires parameters a priori (the values
for λ and ρ ), we validate the model by first running simulations and gathering
statistics. We then use the statistics to infer the parameters to the model. We
then query the model with the parameters to predict the queue lengths. We
then compare the models prediction vs. the simulation results to validate how
closely the model matches the IQ-FU instruction flow. We focus on the two
most utilized instruction types from each benchmark. We find that in practice
in this environment, an individual benchmark uses no more than two instruction
types in meaningful quantities. Figure 8 shows the results from the simulations
comparing the predicted queue lengths against the actual values. Overall, a very
respectable average prediction error rate of 20.1% is observed. The discrepancies
most likely are due to the parameters empirically acquired, namely the λ’s and
ρ’s which may vary from benchmark to benchmark by a somewhat significant
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(b) With FU costs [2, 6]
Figure 9: Results of creating an optimization problem, where the cost of some FU configuration
is the sum of the queue lengths and the cost of the FU configuration
margin.
8. As An Optimization Problem
In this section we use the proposed model to create an optimization prob-
lem that can be applied in practice. Suppose we have some FU configuration
F , where |Ft| represents the number of FUs for instruction type t. Using the
proposed model, we can determine the mean length of the queue for each in-
struction type t under the configuration F as ℓ(t,F) via Equation 30. Since
a lower mean queue length indicates faster throughput, ℓ(t,F) becomes more
costly as it rises.
Similarly, each FU of type t costs c(Ft), and therefore having |Ft| FUs costs
|Ft| · c(Ft). Therefore we can say that the total cost of configuration F is
C(F) =
∑
t
(ℓ(t,F) + c(Ft) · |Ft|) (32)
For T instruction types, equation 32 results in a convex, T -dimensional curve
embedded in a (T + 1)-dimensional space, and minimizing for some given cost
parameters would result in an optimal F .
For example, say we have t0 as multiplication and t1 as division. Since
dividers require a more complicated circuit and more power than multiplication,
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we can assign costs c(F0) = 1 and c(F1) = 3. If we have an IQ of size 16,
incoming distributions λ0 = Poi(2), λ1 = Poi(1), and readiness rates ρ0 = ρ1 =
0.8, we can derive the cost curve across the state space of F . Examining Figure
9a, we see that under these parameters the optimal FU configuration is |F0| =
3, |F1| = 2 (i.e., 3 multipliers and 2 dividers) with a cost of 13.4. If we double
the costs of the FUs and fix the remaining parameters, we see in Figure 9b that
the optimal FU configuration drops to |F0| = 2, |F1| = 1 for a cost of 21.5, as
we should expect since the only parameters to have changed are the costs of the
FUs which are now more expensive relative to queue length.
Lastly, note that since 32 is convex, in practice we can use hill climbing to
quickly find an optimal configuration starting from a configuration of 1 FU of
each type and ascending through the state space.
9. Conclusion
In this paper we described a novel queuing network comprised of a shared
waiting area with variably-sized pools of unique server types. Customers in
the waiting area wait for availability of a specific type of server and cannot be
served by any other type. Furthermore, a customer in the waiting area is not
necessarily ready for service. We showed how to fit a superscalar processor’s IQ-
FU configuration to such a model with instructions as customers and functional
units as servers. We showed how to solve for the expected queue length of each
instruction type, revealing the efficiency of an arbitrary FU configuration and
the IQ usage of every instruction type. We also showed how the proposed theory
can be applied in practice as an optimization problem.
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